

1/20




Fig. 1




Fig. 2




Fig. 3A




Fig. 3B




Fig. 3C




Fig. 3D




Fig. 4A




Fig. 4B
329

```

ENTITY FXUCHK IS
  PORT( S_IN      : IN std_ulogic;
        Q_IN      : IN std_ulogic;
        R_IN      : IN std_ulogic;
        clock     : IN std_ulogic;
        fails     : OUT std_ulogic_vector(0 to 1);
        counts    : OUT std_ulogic_vector(0 to 2);
        harvests  : OUT std_ulogic_vector(0 to 1));
END;

450 } 450

452 { --!! BEGIN
453 { --!! Design Entity: FXU;
  --!! Inputs
  --!! S_IN      => B.C.S;
  --!! Q_IN      => A.Q;
  --!! R_IN      => R;
  --!! CLOCK    => clock;
  --!! End Inputs
454 { --!! Fail Outputs;
  --!! 0 : "Fail message for failure event 0";
  --!! 1 : "Fail message for failure event 1";
  --!! End Fail Outputs;
455 { --!! Count Outputs;
  --!! 0 : <event0> clock;
  --!! 1 : <event1> clock;
  --!! 2 : <event2> clock;
  --!! End Count Outputs;
456 { --!! Harvest Outputs;
  --!! 0 : "Message for harvest event 0";
  --!! 1 : "Message for harvest event 1";
  --!! End Harvest Outputs;
457 { --!! End;

451 } 440
458 } 458

```

ARCHITECTURE example of FXUCHK IS

```

BEGIN
  ... HDL code for entity body section ...
END;

```

Fig. 4C





Fig. 4D






Fig. 5A




Fig. 5B




Fig. 6A




Fig. 6B




Fig. 7





Fig. 8A
Prior Art

entity FSM : FSM

850

*Fig. 8B
Prior Art*

Fig. 8C

entity FSM : FSM

850




Fig. 9